This work proposes a new pixel circuit for active-matrix organic light-emitting (AMOLED) smartwatch displays with a low frame rate. Within the long emission period, the leakage current of a lowtemperature polycrystalline silicon thin-film transistor (LTPS TFT) is reduced to suppress the distortion of the driving voltage at the gate node of the driving TFT. Based on the measured electrical characteristics of a fabricated p-type LTPS TFT, the HSPICE model is established to verify the feasibility of the proposed circuit. The analytical results indicate that the relative OLED current error rates are all below 4.73%, as the threshold voltage of TFT varies by ±0.5 V. Notably, the OLED current varies by only 2.94% during the emission period of 66.7 ms at a medium gray level, demonstrating the effectiveness of the leakage prevention scheme.
I. INTRODUCTION
Active-matrix organic light-emitting diode (AMOLED) displays have recently received considerable attention due to their favorable properties such as wide viewing angle, fast response, high brightness, thinness, and compactness [1] . Low-temperature polycrystalline silicon thin-film transistors (LTPS TFTs) have been widely used in AMOLED displays, since they provide high mobility and excellent current driving capability [2] - [4] . However, variations of the threshold voltage (V TH ) of LTPS TFTs that are caused by fluctuations of the laser beaming in the excimer laser annealing (ELA) process severely reduce the uniformity of OLED currents [5] , [6] . Therefore, the conventional pixel circuit consisting of two LTPS TFTs and one capacitor without compensation for the V TH variation of the driving TFT generates non-uniform currents that flow through OLED devices, leading to the severe image distortion. To enhance the quality of the displayed images, several pixel circuits [7] - [10] that compensate for the V TH variations of LTPS TFTs have been developed. Ho et al. [11] presented a pixel circuit that included both n-type and p-type TFTs to compensate for the V TH variations of the driving TFT. Nevertheless, the use of complementary TFTs in a pixel circuit is costly and increases the difficulty of fabrication. Furthermore, the undesired current flow through the OLED during the reset and V TH detection periods results in image flicker, reducing the contrast ratio of displays. Accordingly, Keum et al. [12] developed a compensating pixel circuit that was based only on p-type LTPS TFTs, applying a low reference voltage to the anode of the OLED to turn off the OLED device when it is not operated in the emission period so as to prevent image flicker. Although this design can improve the contrast ratio of displays, its complex control signals are difficult to generate using gate driver circuits. Furthermore, during the reset period, the circuit generates a large current that flows from the power line (ELVDD) to the reference line (init), increasing power consumption. In smartwatch displays, low frame-rate pixel designs are adopted to achieve low power consumption, and a low frequency of the charging and discharging of the data lines by source driver integrated circuits (ICs) extend the lifetime of such displays [13] , [14] . As the frame rate becomes lower, the frame time is extended, prolonging the emission period of each row. The driving voltage that is stored at the gate node of the driving TFT in the pixel circuit may become seriously distorted during the long emission period because of the large leakage currents of the p-type LTPS TFTs [15] , [16] . Hence, the aforementioned pixel circuits are unfavorable for use in low-frame-rate applications due to the severe distortion of the driving current, resulting in non-uniform brightness of the image.
This work proposes a new pixel circuit that is based on p-type LTPS TFTs for smartwatch displays with a low frame rate. By balancing the leakage current at the gate node of the driving TFT, the driving voltages for the desired gray levels are maintained during a long emission interval. Moreover, the proposed circuit prevents the flow of any current through the OLED to avoid image flicker, except during the emission period. Based on the specifications of a panel having a frame rate of 15 Hz and a resolution of 320 × 360, the analytical results demonstrate that the proposed pixel circuit effectively compensates for the V TH variations of LTPS TFTs and limits OLED current variations to just 1.52 nA at a medium gray level, verifying the high uniformity of the OLED currents.
II. OPERATION OF PROPOSED PIXEL CIRCUIT
Figs. 1(a) and 1(b) show the schematic and corresponding timing diagrams of the proposed pixel circuit, respectively. The proposed circuit is composed of one driving TFT (T4), eight switching TFTs (T1-T3, T5-T9), and two capacitors (C1, C2). The operation of the proposed pixel circuit can be divided into three periods, as shown in Fig. 2 , which are described in detail as follows.
FIGURE 2. Schematic of circuit operation, including (a) reset period, (b) compensation and data input period, and (c) emission period.
1) Reset Period: S1[n] and S2[n] are low for turning on T3, T5, T6, T8, and T9. S1[n+1] and EM[n] are high for turning off T1, T2, and T7. Therefore, the voltages of nodes A, B, C, D, and E (V A , V B , V C , V D , and V E ) are reset to V SS as described by Eq. (1). Notably, T7 is turned off to prevent a large current from flowing through the OLED, and the anode of the OLED is discharged to V SS through T8. Hence, the voltage across the OLED equals zero, completely turning off the OLED and preventing image flicker.
2) Compensation and Data Input Period: S1[n] and EM[n] are high, so T1, T3, T7, and T9 are turned off. S1[n+1] and S2[n] become low for turning on T2, T5, T6, and T8. The data voltage (V DATA ) is applied to node B through T2. Next, nodes A, C, and D are charged by the diode-connected structure of T4 until T4 is turned off. Finally, the voltages of nodes A, C, and D are charged as described by Eq. (2)
where V TH_T4 is the threshold voltage of T4. Throughout the compensation and data input periods, node E remains stabilized at V SS through T8, so the OLED remains in the off state to prevent any current from flowing through the OLED.
3) Emission Period: S1[n], S1[n+1] and S2[n] are high for turning off T2, T3, T5, T6, T8, and T9. EM[n] changes to low for turning on T1 and T7. Therefore, V DD is applied to node B, and V A still remains at V DATA − |V TH_T4 |, which is set in the compensation and data input period. Next, the driving TFT (T4) starts to generate the OLED current (I OLED ) for emission, according to the required gray level. The driving current is calculated using Eq. (3) 
where k is µ · C OX · (W T4 /L T4 ). Based on Eq. (3), V TH_T4 is eliminated, so the threshold voltage variation of the driving TFT is compensated for by the proposed pixel circuit.
Although the variation of V TH in the driving TFT does not affect the OLED current, the large leakage current of LTPS TFTs during the extended emission period will result in serious distortion of the OLED current. Since the source voltage (V B ) of the driving TFT (T4) is supplied by the V DD line, which is greater than the gate voltage (V A ) of T4 plus |V TH |, and the gate voltage (V A ) of T4 is always higher than the drain voltage (V C ) of T4, the driving TFT (T4) is operated in the saturation region. Accordingly, V A is gradually reduced to close to V C through T5 due to the leakage current during the long emission period. Herein, to overcome this issue, node E is charged by the OLED current (I OLED ), so V E is increased from V SS to the voltage of the OLED in the emission period (V EM_OLED ). Notably, because S2[n] is high, T6 is turned off, enabling node D to be a floating point. By charge conservation, V D is boosted only by the capacitive coupling effect of C2, as given by Eq. (4) .
Therefore, the leakage currents that flow into node A through T3 and T6 mitigate the voltage drops of V A that are caused by the leakage current through T5 from node A to node C. Balancing these leakage currents at node A prevents dramatic variations of the stored driving voltage at the gate node of the driving TFT during the extended emission period. Consequently, the proposed pixel circuit can produce highly uniform and stable OLED currents for low-frame-rate AMOLED smartwatch displays.
III. RESULTS AND DISCUSSION
To verify the effectiveness of the compensation and leakage prevention by the proposed pixel circuit, a p-type LTPS TFT is fabricated, and measurements are made to establish a model of an HSPICE simulator. Fig. 3 plots the electrical characteristics of the fabricated p-type LTPS TFT with an aspect ratio of 3 µm / 3 µm when the gate-to-source voltage (V GS ) is increased from −8 V to 6 V and the source-todrain voltages (V SD ) are 1 V and 10 V. Herein, the measured transfer curves are fitted to the simulated ones to evaluate the circuit operation. In smartwatch displays, the frame rate is reduced to 15 Hz to achieve low power consumption. Based on the specifications of a 1.41-inch AMOLED panel with a 320 (H) × 360 (V) resolution, the proposed pixel circuit is compared with the conventional 4T2C compensating pixel circuit [7] to investigate its feasibility. Table 1 lists the design parameters comprised of the aspect ratios of the TFTs, capacitance, voltages of V DD and V SS, the voltage swing of the control signals, and the data voltage ranges for the proposed and conventional 4T2C compensating pixel circuits. Although more TFTs are adopted in the proposed circuit, it achieves a lower power consumption by reducing the frame rate. Fig. 4 shows a single sub-pixel of the proposed pixel circuit, of which the pixel area is 49.6 µm × 74.5 µm, as determined from the sub-pixel rendering [17] ; its corresponding parameters are presented in Table 1 . Also, C1 is a storage capacitor that stores the desired driving voltage, so the capacitance of C1 is much greater than that of C2, which is a coupling capacitor to boost V D to generate the leakage current that compensate for the voltage drops in V A . Fig. 5 plots the simulated transient waveforms at node A and I OLED in the proposed pixel circuit when the V TH of the driving TFT varies by ±0.5 V. As shown in Fig. 5 , V TH variations in T4 of ±0.5 V are successfully sensed and stored in the capacitors (C1, C2) during the compensation and data input period. Furthermore, no current flows through the OLED during the reset and programming periods, effectively preventing image flicker. Fig. 6(a) plots the OLED current versus the data voltage with ±0.5 V variations in the V TH of the driving TFTs, revealing that the I OLED of the proposed pixel circuit is independent of V TH_T4 . Fig. 6 (b) plots the relative current error rates of the proposed pixel circuit for the TFT V TH variations of ±0.5 V. All of the current error rates are within 4.73% throughout the data voltage range, confirming the high uniformity of the OLED current. To evaluate the effectiveness of leakage current prevention, the variations of the OLED currents during the emission period of 66.7 ms for the proposed pixel circuit and the conventional 4T2C compensating pixel circuit are compared in Fig. 7 . Fig. 7(a) shows that the OLED currents of the conventional 4T2C compensating pixel circuit at high, medium, and low gray levels change drastically from 102.87 nA to 205.73 nA, 54.73 nA to 144.01 nA, and 0.52 nA to 29.01 nA, respectively. In contrast, as plotted in Fig. 7(b) , the OLED currents of the proposed pixel circuit vary only from 105.36 nA to 94.85 nA, 51.65 nA to 53.17 nA, and 0.49 nA to 2.05 nA, respectively. Therefore, the variations of the OLED currents in the proposed pixel circuit are much smaller than those in the conventional 4T2C compensating pixel circuit without a leakage prevention mechanism during the long emission period. By balancing the leakage currents at the gate node of the driving TFT, the distortion of the driving voltage that is caused by the high leakage currents of p-type LTPS TFTs can be greatly ameliorated. Consequently, the OLED currents remain almost constant when the frame time is extended to 66.7 ms, confirming that the proposed pixel circuit substantially improves image quality.
IV. CONCLUSION
A novel pixel circuit compensates for the variation of the threshold voltage in p-type LTPS TFTs for low-frame-rate applications. The distortion of the stored driving voltage during a long emission period is ameliorated by the proposed scheme. Analytical results that are based on measurements of the fabricated p-type LTPS TFT reveal that the relative current error rates are suppressed below 4.73% with TFT V TH variations of ±0.5 V. Moreover, the variations of OLED currents at low, medium, and high gray levels are all below 10.51 nA when the frame time is extended to around 66.7 ms. Therefore, the proposed pixel circuit is highly promising for use in AMOLED smartwatch displays with low frame rates.
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